Advanced x86: BIOS and System Management Mode Internals PCI

Xeno Kovah && Corey Kallenberg LegbaCore, LLC



All materials are licensed under a Creative Commons "Share Alike" license. http://creativecommons.org/licenses/by-sa/3.0/

You are free:



to Share — to copy, distribute and transmit the work

to Remix - to adapt the work

Under the following conditions:

Attribution — You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).



Share Alike — If you alter, transform, or build upon this work, you may distribute the resulting work only under the same, similar or a compatible license.

Attribution condition: You must indicate that derivative work

"Is derived from John Butterworth & Xeno Kovah's 'Advanced Intel x86: BIOS and SMM' class posted at http://opensecuritytraining.info/IntroBIOS.html" 2

PCI (and PCI Express)

All your base. base. base... all your base address registers are belong to PCI

PCI note:

- We're not really going to care about low level PCI protocol details
- We're just going to care about the way that it's exposed to the BIOS, so that we can understand the BIOS's view of the world, and therefore interpret its actions accordingly
- If you care about the physical level details, you need to go out and get a big ol' book (like the full version of this <u>https://www.mindshare.com/files/ebooks/PCI</u>

<u>%20Express%20System%20Architecture.pdf</u>


PCI

- Peripheral Component Interconnect (PCI)
 - Also called Compatible PCI
- It's a bus protocol developed by Intel around 1993
- Purpose is to attach/interconnect local hardware devices to a computer
- PCI is integrated into the chipset, forming a "backbone"
 - Holds true for both Intel and AMD-based systems
 - Logically speaking, the Chipset is a PCI System
- 32-bit bus with multiplexed address and data lines
 - Supports 64-bit by performing two 32-bit reads
- PCI component interface is processor independent
 - The CPU/BIOS reads and writes to the configuration space to configure much of the system
- Intel's MCH/ICH chipsets implement PCI Local Bus Protocol 2.3
- PCH chipsets implement PCI Express protocol (v. 2.0)
 - Still supports PCI 2.3
- PCI standards are currently maintained and defined by the PCI /SIG:

– <u>http://www.pcisig.com/specifications/</u>

Generic PCI Topology: Buses, Devices, and Functions

• Up to 256 Buses



PCI Address Spaces

- PCI implements three address spaces:
- 1) PCI Configuration Space (up to 256 Bytes)
 - Required/standard. Defined in the specifications. Every PCI device has a configuration space.
- 2) PCI Memory-mapped space
 - Optional. Dependent on whether the device manufacturer needs to map system memory to the PCI device
- 3) PCI I/O-mapped space
 - Optional. Same as PCI Memory Space


PCI Express (PCIe)

- Peripheral Component Interconnect Express (PCIe)
- Developed around 2004 (not just by Intel but a collective)
- Packet-based transaction protocol
- Very different from PCI at the hardware level
- For software configuration purposes, it is mostly the same
 - Adds an extended configuration space of 4KB
- Provides backwards compatibility for Compatible PCI
- Adds 4KB of PCI Express Extended Capabilities registers
 - Located in either the Configuration space starting at offset 256 (immediately following the Compatible PCI configuration space)
 - Or located at a MMIO location specified in the Root Complex Register Block (RCRB)

PCI Express (PCIe) Address Spaces


- PCIe implements four address spaces:
- 1) PCIe Configuration Space (up to 4KBytes)
 - Required/standard. Defined in the specifications. Every PCIe device has its configuration space mapped to memory.
 - Also provides the first 256 bytes of compatible PCI (memory-mapped and via port IO for backwards compatibility)
- 2) PCIe Memory-mapped space
 - Optional. Dependent on whether the device manufacturer needs to map system memory to the PCI device
- 3) PCIe I/O-mapped space
 - Optional. Same as PCI Memory Space
- 4) PCIe Message Space
 - For low-level protocol messaging/interrupts. We don't get into this in this class

Generic PCIe Topology:



- The Root Complex connects the processor to the system memory and components
- Same number of devices supported as PCI
- Up to 256 PCIe buses
- Up to 32 PCIe devices
- Up to 8 Functions
- Each Function can implement up to 4 KB of configuration space

Mobile 4-Series Chipset PCIe Topology




• Example:

Mobile 4-Series Chipset datasheet

- The GMCH on the 4-Series Chipset is part of a Root Complex that connects the CPU to the graphics devices and the IO Controller Hub
- Contains 2 RCRBs (Root Complex Register Blocks)
 - Device configuration space, each is 4 KB, similar to extended configuration space

Intra-System PCIe Bus



- Chipset logical Bus 0 is highlighted
- Direct Media Interface(DMI) is not PCI so from a hardware perspective, the Chipset is not entirely PCI
- Logically, however, it is considered to be PCI and is configured as such
- If a device (graphics card) were to be plugged into Host-PCI Express Bridge, it would be on a bus other than 0
 - According to documentation, the BIOS chooses the Bus number


Configuration Space Accesses

- There are two ways to access the compatible PCI configuration space registers (0 to 255)...
 - Port IO or Memory-mapped IO
- ...but only one way to access the extended configuration space offered by PCI Express (255 to 4KB)
 - Memory-mapped IO
- Generally speaking, you will see accesses to PCI being performed via Port I/O in a couple situations:
 - When in Real Mode when accesses to 32-bit memory space is limited
 - Real Mode may be reentered even after the system has transitioned to Protected mode (up to the vendor and their implementation, flat real mode could pull it off)
 - I have only seen this done in a Legacy BIOS, never in UEFI
 - Before PCIEXBAR has been configured
 - Cause it enables MMIO
- Outside of those situations, you'll probably see PCI accesses performed via memory-mapped I/O
- But of course this is all up to the developers

Compatible PCI Configuration Space

- This refers to the software generation of PCI configuration transactions
 - those generated by the CPU/BIOS
- Compatible PCI provides 256 bytes of Configuration address space to the CPU/BIOS
- CPU/BIOS programs the registers contained therein to configure the device and system parameters
- Compatible PCI is configured using the port I/O address/data pair (CONFIG_ADDRESS, CONFIG_DATA)
- Two 32-bit I/O locations are used to generate configuration transactions
 - CF8h (CONFIG_ADDRESS)
 - CFCh (CONFIG_DATA)
- Curiously, these are never listed in the Fixed IO Address space registers in the applicable chipset datasheets, but are explicitly mentioned as CF8/CFC in the datasheets


I/O Port CONFIG_ADDRESS (CF8h)



• 32 bits (GIMME BUS 0, DEVICE 31 (0x1F), Function 0, offset 0x88)

- Port CF8h
- Bit 31 when set, all reads and writes to CONFIG_DATA are PCI Configuration transactions
- Bits 30:24 are read-only and must return 0 when read
- Bits 23:16 select a specific Bus in the system (up to 256 buses)
- Bits 15:11 specify a Device on the given Bus (up to 32 devices)
- Bits 10:8 Specify the function of a device (up to 8 devices)
- Bits 7:0 Select an offset within the Configuration Space (256 bytes max, DWORD-aligned as bits 1:0 are hard-coded 0)
- Addresses are often given in B/D/F, Offset notation (also written as B:D:F, Offset)

I/O Port CONFIG_ADDRESS (CF8h)



- THIS IS KEY!
- YOU MUST UNDERSTAND THIS!

Compatible PCI Configuration Registers

PCI Configuration Registers Header	 • 256 bytes • Every PCI device implements this space ^{3Fh} - PCI Express further extends
Device Dependent Region	 this to 4KB, we'll cover that in a bit First 0x40 bytes are the header The remaining bytes consist of a device dependent region, which consists of device-specific information per PCI SIG documentation

PCI Configuration Registers Header

31	31 16 15 0												
Devle	ce ID	Vend	lor ID	00h									
Sta	tus	Com	mand	04h									
	Class Code	e	Revision ID	08h									
BIST	BIST Header Latency Cache Line Type Timer Size												
	Base Address Registers												
				1Ch									
				20h									
				24h									
	Cardbus C	IS Pointer		28h									
Subsys	tem ID	Subsystem	Vendor ID	2Ch									
E	Expansion RC	M Base Addr	ess	30h									
	Reserved Capabilities Pointer												
	Rese	erved		38h									
Max_Lat	MIn_Gnt	Interrupt Pln	Interrupt Line	3Ch									

 This is what you should visualize when we're talking about access to specific "register number"/"offsets in CONFIG_ADDRESS

Type 0 header, General PCI Device, PCI Spec 2.3

I/O Port CONFIG_DATA (CFCh)

- CONFIG_DATA can be accessed in DWORD, WORD, or BYTE configurations
- Reads and Writes to CONFIG_DATA with Bit 31 in CONFIG_ADDRESS set/enabled results in a PCI Configuration transaction to the device specified in CONFIG_ADDRESS
- PCI spec says that if Bit 31 is not enabled, then the transaction is forwarded out as Port I/O


Compatible PCI Configuration Space

	7 00h
	Implemented in PCIe too
PCI Configuration Register Header	 PCI Configuration register
	• 256 bytes
	• Every PCI device
	implements this space
Device Dependent Region	 PCI Express further extends this to 4KB, we'll cover that in a bit
Device Dependent Region	 First 0x40 bytes are the header
	The remaining bytes consist of a device dependent region, which consists of device-specific information per PCI SIG documentation

Compatible PCI Configuration Space

PCI Configuration Register Header	00h
Device Dependent Region	3Fh

 "Enhance header! Rotate 0 degrees!"



Last byte = FFh

Compatible PCI Configuration Space Header

(aka "configuration space all up in your face!")

31	31 16 15 0												
Devle	ce ID	Vend	lor ID	00h									
Sta	itus	Com	mand	04h									
	Class Code	Ð	Revision ID	08h									
BIST	Header Latency Cache Line Type Timer Size												
	Base Address Registers												
				1Ch									
				20h									
				24h									
	Cardbus C	IS Pointer		28h									
Subsys	tem ID	Subsystem	Vendor ID	2Ch									
E	Expansion RC	M Base Addr	ess	30h									
	Reserved Capabilities Pointer												
	Reserved												
Max_Lat	Max_Lat MIn_Gnt Interrupt Interrupt Pin Line												

- Implemented in PCIe too
- Three header types (0-2)
- Type 0 = General Device (this is what we care about)
- Type 1 = PCI-to-PCI Bridge (rarely care)
- Type 2 = CardBus Bridge (don't care)
- Shown is Type 0
- Divided into 2 parts:
- First 16 bytes (0-F) are standard and defined the same for all devices
- The remaining header bytes are optional per the vendor, depending on what function the device performs


PCI Device Identification

31	16	15	0			
Devlo	ce ID	Vend	lor ID	00h		
Sta	tus	Com	04h			
	Class Code	Э	Revision ID	08h		
BIST	Header Type	Latency Timer	Cache Line Size	0Ch		

- Five fields (all required) can be used to identify the device and its basic functionality
- Vendor ID identifies the manufacturer of the device
 - Allocated by the PCI SIG to ensure each is unique
- Device ID identifies the particular device, set by the vendor
- Revision ID is set by the vendor, viewed as an extension to Device ID (Intel is 8086h, AMD microcontrollers is 1022h)
- Class Code used to identify the generic functionality of the device
- Header Type identifies what type of header to expect (per the previous slide, general, PCI bridge, CardBus bridge)
 - Bit 7 being set (0x80) indicates device is a multi-function device

Aside: PCI Vendor/Device IDs

- You can see them even on a Windows machine that doesn't have RWE
- Right click on Computer, select Manage
- Go to Device Manager (or just enter "Device Manager" from start menu)
- Right click on the device and select properties
- Go to "Details" tab and select "Hardware Ids"



Base Address Registers (BARs)

31	1 16 15 0										
Devle	ce ID	Vend	lor I D	00h							
Sta	tus	Com	mand	04h							
	Class Code	Ð	Revision ID	08h							
BIST	BIST Header Latency Cache Line Type Timer Size										
				14h							
	Base Addres	s Registers		18h							
				1Ch							
				20h							
				24h							
	Cardbus C	IS Pointer		28h							
Subsys	tem ID	Subsystem	Vendor ID	2Ch							
E	Expansion RC	M Base Addr	ess	30h							
	Reserved		Capabilities Pointer	34h							
	Rese	erved		38h							
Max_Lat MIn_Gnt Interrupt Interrupt Eline 3											

- Base Address Registers point to the location in the system address space where the PCI device will be located
 - The device RAM, etc. (anything really, per the vendor)
- BARs are R/W and the BIOS
 programs them to set up the
 Memory Map
- PCI Configuration Registers provides space for up to 6 BARs (bytes 10h thru 27h)
 BAR[0-5]
- Each BAR is 32-bits wide to support 32-bit address space locations
- Concatenating two 32-bit BARs provides 64-bit addressing capability


Base Address Register for Memory Space

31	4	3	2	1	0
Base Address					0
Prefetchable Set to one. If there are no side effects on reads, the returns all bytes on reads regardless of the byte en host bridges can merge processor writes into this reausing errors. Bit must be set to zero otherwise.	ables, a	nd	t		
Type 00 - Locate anywhere in 32-bit access space 01 - Reserved 10 - Locate anywhere in 64-bit access space 11 - Reserved				-	

- Actual Base address is obtained by bitwise ANDing the value in bits 31:4 with FFFF_FF0h (mask the low 4 bits)
 - Actual Base Address = (BAR[x] & FFFF_FF0h)
- A cleared Bit 0 indicates this will be located in memory address space, otherwise IO space
- 64-bit accessibility is provided by programming back-to-back BARs
 - (BAR[x] & FFFF_FF0h) : (BAR[x+1] & FFFF_FF0h)*
 - Meaning BAR[x] is the upper 32 bits, BAR[x+1] is the lower 32 bits


*OSDEV: http://wiki.osdev.org/PCI

Base Address Register for I/O Space




- Actual Base address is obtained by logically ANDing the value in bits 31:4 with FFFF_FF0h (mask the low 4 bits)
 - Actual Base Address = (Base Address[31:2] & FFFF_FFCh)
- If Bit 0 is 1, then the Base Address will be an offset in the port I/O address space
- PCI SIG recommends that devices are mapped to memory rather than I/O, because I/O can be fragmented
 - Look at the Fixed and Relocatable I/O ports in your friendly neighborhood ICH (or PCH) datasheet

BAR Limit/Size



BAR Space Utilization (Size)



- CPU/BIOS can write all 1's to the BAR to determine how much address space the device needs by writing all 1's to the BAR
 - Pro tip: save the original value first! ;)
- Device will return 0's in all "I don't care if they're set" bits
 - Or put another way, returns 1s in all the "don't set" bits
- The device returns the don't care bits into the BAR thus telling you how much address space the device needs

📕 RW - Read & W	rite Utility v1.4.9.7																				
Access Specific	Window Help																				
			U SPD 🔤		—————————————————————————————————————		/						7								
PCI		byte wor	d dword 😩			bir			đ	Å			byte 8bit	wo 16	ord di bit 3	word <mark>2 bit</mark>	ì				
	i 🚰 🏙 🛛	byte wor 8bit	it <u>32bit</u>	2			Add	dres	s = F	F1BF	F80)0									
Bus 03, Device 0	1, Function 00 - R	icoh Company, l	_td. IEEE 1394 (OpenHC	0	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
0	03020100	07060504	0B0A0908	0F01	00	10	00	01	00	00	00	00	00	FF	0F	00	00	3F	00	00	00
00	08321180	02100106	0C001004	008	10	3F	00	00	00	00	00	00	80	44	05	04	04	34	39	33	31
10	F1BFF800	00000000	00000000	000	20	22	A0	00	F0	00	C0	4F	47	E1	D9	AA	05	00	00	00	00
20	00000000	00000000	00000000	023	30	00	00	00	00	00	40	B5	DD	00	00	00	00	00	00	00	00
					40	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
					50	00	00	CE	00	00	00	CE	00	00	00	00	00	00	00	00	00
					60	00	00	00	00	00	D0	86	DD	0C	00	01	00	00	00	00	00
					70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

- The IEEE 1394 FireWire device on the E6400 has a BAR located at F1BFF800h
 - Bit 0 = 0, so it's mapped to memory
 - Bits 2:1 = 00 so it's 32-bit address space (below 4GB)
 - Bit 4 = 0, so it's not prefetchable
- We can open up a memory window at F1BFF800h and see the device

📕 RW - Read & W	/rite Utility v1.4.9.7																			
Access Specific	Window Help																			
	💼 📷 📷		et Spd 🔤		9	y														
🔣 PCI] [ġ	ĝ.			byte <mark>8bit</mark>	wc 16	ord d bit 3	word 2 bit	ì				
	i 🚰 🏙 (byte w 8bit 16	ord dword bit 32bit	2		Ado	dres	s = F	1BF	-F8()0									
Bus 03, Device 0	01, Function 00 - R	icoh Company	, Ltd. IEEE 1394 ((OpenHCl) Conti	-	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
10	00000400	07060504	00040000	05050000	=	00	01	00	00	00	00	00	FF	0F	00	00	3F	00	00	00
16	03020100	07060504	0B0A0908	0F0E0D0C		00	00	00	00	00	00	80	44	05	04	04	34	39	33	31
00	08321180	02100106	0C001004	00804010		A0	00	F0	00	C0	4F	47	E1	D9	AA	05	00	00	00	00
10	FFFFFFF	00000000	00000000	00000000		00	00	00	00	40	B5	DD	00	00	00	00	00	00	00	00
20	00000000	00000000	00000000	02331028		00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20																				
				50	00	00	CE	00	00	00	CE	00	00	00	00	00	00	00	00	00
20				50 60	00 00	00 00	CE 00	00 00	00 00	00 D0	CE 86	00 DD	00 0C	00 00	00 01	00 00	00 00	00 00	00 00	00 00

- We write all 1's to it just like the BIOS does to determine the size of the FireWire device
- When you try this for yourself, try to pick a device that you know is not actively being used. ;)
 - These things tend to not fail gracefully in my experience
 - But it's nothing a reboot shouldn't fix (but still, you have been warned, there is no guarantee the vendor has protected itself adequately from erroneous writes)
 - Check the devices datasheet you might find something interesting

🔣 RW - Read & W	rite Utility v1.4.9.7																				
Access Specific	Window Help																				
	💼 🛄 📷	index STO			— 211 18 м		,														
						bin	16		ġ-	ġ4			byte <mark>8bit</mark>	wo 161	rd d bit 3	word <mark>2 bit</mark>	ì				
	i 🚰 🎒 🛛	byte wo 8bit 16	ord dword 122 bit 122				Addi	ress	3 = F	1BF	F80	0									
Bus 03, Device 0	1, Function 00 - R	icoh Company,	Ltd. IEEE 1394 (0	OpenHC	0	00	01	92	03	04	05	06	07	08	09	0A	0B	90	0D	0E	0F
16	03020100	07060504	0B0A0908	0F0	00	FF		FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
00	08321180	02100106	0C001004	008	10	FF		FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	F
10	FFFFF800	00000000	00000000	000	20	FF FF		FF	FF	FF	FF	FF	FF	FF	FF	FF	FF FF	FF	FF	FF FF	FF FF
20	0000000	00000000	00000000	023	40	FF		FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
					58	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
					60	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
					70	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF

- 1. The device returns the value FFFF_F800h to the BAR
 - These are the don't care bits which tell us the range of the device memory
 - ~(FFFF_F800) = 7FFh, so the device's mapped address range in memory is
 F1BF_F800h (F1BF_F800 + 7FFh)
- 2. Also notice that when we change the value in the BAR, the device is no longer mapped to F1BF_F800h (as evident by all 0xFF's)

📕 RW - Read & Write Utility v1.4.9.7																	
Access Specific Window Help																	
					đ	ĝ.			byte <mark>8bit</mark>	wo 16	ord di	word <mark>2 bit</mark>	<u>ì</u>				
Address = F1BFFF80																	
Bus 03, Device 01, Function 00 - Ricoh Company, Ltd. IEEE 1394 (OpenHCl 0 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F																	
16 03020100 07060504 0B0A0908 0F0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00 08321180 02100106 0C001004 008	10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
10 FFFF800 0000000 0000000 000	20 30	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20 0000000 0000000 0000000 023	40	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
	50	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
	60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
 So let's verify our mapped 	70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
	80	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
range:	90	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
•	A0 B0	FF	FF	FF	FF EE	FF CC	FF CC	FF	FF	FF EE	FF CC	FF	FF	FF	FF EE	FF FF	FF FF
 We'll view memory address 	CO	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF

D0

E0

F0

Hardware

FF

FF FF

FF

FF

FF

FF

FF

FF

FF

FF

FF

FF

FF

FF

FF

FF

F1BF FF80h which is 80h bytes before our upper limit address as denoted by the red line

🔣 RW - Read & Write Utility v1.4.9.7																	
Access Specific Window Help																	
PCI			3	P	ŕ	Å			byte 8bit	wo 161	rd d bit 3	word <mark>2 bit</mark>	ì				
Image: Second state state Image: Second																	
Bus 03, Device 01, Function 00 - Ricoh Company, Ltd. IEEE 1394 (OpenHC	0	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
16 03020100 07060504 0B0A0908 0F0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00 08221180 02100106 0C001004 008 10 F1BFF800 00000000 00000000 000	20	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20 0000000 0000000 0000000 023	30 40	00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00						
	50	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
 When we reset the BAR back 	60 70	00	00 00	00	00	00	00 00	00	00 00	00 00	00 00	00	00 00	00 00	00 00	00 00	00
	80	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
to its original value	90 A0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF FF
(F1BF_F800h), the device is	BO	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
(re)mapped back to memory	C0 D0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF FF	FF	FF	FF FF	FF FF
 And it shows our upper limit 	E0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
• •	F0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
measurement was correct	Hardv	vare															

- Hardware
- It's good to see for yourself ٠ how this world works

Ex 2: Relocate the PCI Device Mapping

🔣 RW - Read & W	/rite Utility v1.4.9.7																				
Access Specific	Window Help																				
	💼 📷 📷				<u>—</u> Ш м		/														
		byte word 8bit 16b	d dword 🙎						đ	ġ,			byte <mark>8bit</mark>	wo 161		lword <mark>2 bit</mark>	ì				
	2			Add	dres	s = F	1BF	F80)0												
Bus 03, Device (01, Function 00 - P	licoh Company, L	.td. IEEE 1394 (0	OpenHC	0	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
16	03020100	07060504	0B0A0908	0F0	00	10	00	01	00	00	00	00	00	FF	0F	00	00	3F	00	08	00
00	08321180	02100106	0C001004	008	10	3F	00	00	00	00	00	00	80	44	05	04	04	34	39	33	31
10	FFFFF800	00000000	00000000	000	20 30	22	A0	00	F0	00	C0	4F	4/	E1	D9	AA	05	00	00	00	00
20	00000000	00000000	00000000	023		00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
					50	00	00	CE	00	00	00	CE	00	00	00	00	00	00	00	00	00
					60	00	00	00	00	00	DO	86	DD	0C	00	01	00	00	00	00	00
					70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
						0.0		70	0.4	0.0	0.0				0.0	07		-	0.0	07	0.0

- So as you noticed, when we changed the value in the BAR, the device was no longer mapped to memory
- We wrote a value of all 1's to it which is an invalid base address in itself (but is designed to return the mask)
- So what if we write a valid* address for the device to be mapped to?

*Overlapping ranges are not checked for, "valid" means proceed at your own risk

Ex 2: Relocate the PCI Device Mapping

🔣 RW - Read & W	/rite Utility v1.4.9.7																				
Access Specific Window Help																					
						bir			đ	ġ.			byte <mark>8bit</mark>	wo 161	ord di bit 3	word <mark>2 bit</mark>	ì				
Image:																					
Bus 03, Device 0	01, Function 00 - Ri	coh Company, L	.td. IEEE 1394 ((OpenHCl	40	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
16	03020100	07060504	0B0A0908	0F01	00	10	00	01	00	00	00	00	00	FF	0F	00	00	3F	00	00	00
00	08321180	02100106	0C001004	008	10	3F	00	00	00	00	00	00	80	44	05	04	04	34	39	33	31
10	F1BFF000	00000000	00000000	000	20 30	22 00	A0 00	00	F0	00	C0 40	4F B5	47 DD	E1	D9 00	AA 00	05	00	00	00	00
20	00000000	00000000	00000000	023	40	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
					50	00	00	CE	00	00	00	CE	00	00	00	00	00	00	00	00	00
					60	00	00	00	00	00	D0	86	DD	0C	00	01	00	00	00	00	00
					70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
					00	00	00	70	04	00	00	00	00	E2	00	07	00	E2	00	07	00

- Let's try moving this to F1BF_F000h
 - On the E6400 I checked beforehand and saw that this address space appeared to be unused (was all 0xFF's)
- When we write F1BF_F000h to the BAR... the device has been relocated.
- This is part of the way the CPU/BIOS builds the memory map
 - And you can too, with sufficient permissions
 - Not really a security issue, just a "how the world works" kind of example

Aside: Things to be aware of once you start learning down at this level

- Here's a recent ASIA CCS paper evaluating whether past work on attacks that manipulate PCI (e.g. forcing MMIO overlap, configuration range overlap, etc) and other low level information for a pass-through device inside virtual environments (answer: doesn't seem like it, but they found a new attack :))
- On the Feasibility of Software Attacks on Commodity Virtual Machine Monitors via Direct Device Assignment – Pek et al.


Our experiments showed that software patches (e.g., when the device configuration space is emulated) and robust hardware protections can indeed prevent all previously discovered attacks. Nonetheless, we demonstrated that the proper configuration of these protection mechanisms can be a daunting task. Unfortunately, VMMs remain vulnerable to sophisticated attacks. In this paper, we discovered and implemented an interrupt attack that leverages unexpected hardware behaviour to circumvent all the existing protection mechanisms in commodity VMMs. To the best of our knowledge, this is the first attack that exhibits such a behaviour and to date it seems that there is no easy way to prevent it on Intel platforms.

https://www.iseclab.org/people/andrew/download/asia14.pdf

Command Register and Address Space Access

31	16	15	0														
Devle	ce ID	Vend	lor ID	00h		15	10	9	8	7	6	5	4	3	2	1	0
Status Command		04h		Reserved													
Class Code Revision ID		08h		upt Disable	^	\land	1	1	\uparrow		\uparrow	\uparrow	\land	\uparrow	1		
BIST	Header Type	Latency Timer	Cache Line Size	0Ch	SERF	Back-to-Back Enable R# Enable											
			1	10h	10h Reserved												
				14h		Palette Snoop ory Write and Invalida	ite Er	nable									
	Base Addres	s Registers		18h	Special Cycles												
				1Ch Memory Space													
				20h	10 Sp	bace											
				24h	_	Determine v			• ·	•••••				/ic	e v	vill	
	Cardbus C	IS Pointer		respond to I/O accesses and													
Subsys	tem ID	Subsystem	Vendor ID	2Ch	ſ	Memory-Sp	ac	e a	CC	es	se	S					
E	Expansion ROM Base Address					The BIOS m						•••			le		
Reserved Capabilities Pointer			34h	bit(s) to 1 if the device will be mapped to memory and/or I/O space					_								
Reserved				38h		••									•		Э
Max_Lat MIn_Gnt Interrupt Interrupt Pin Line			3Ch		Turning thes device (BAF								•				
					Ľ		\ 3)		un		i u (.00	3	Jai		

Lab: Use RWE to gather info stored in the PCI configuration space RTFM notes:



If the bus isn't specified by the Intel data sheet you can safely assume it's bus 0

0"

Description Base Address (BA) — R/W. Base Address for the root complex register block decode 31:14 range. This address is aligned on a 16-KB boundary. Reserved 13.1 Enable (EN) - R/W. When set, enables the range specified in BA to be claimed as the Root Complex Register Block.

Offset 0xF0 (and it's 4 bytes big)

So now you have Bus/Device/Function/Offset = 0:1F:0:F0 (31 decimal = 0x1F), and can encode that into the CONFIG_ADDRESS register

This association is highly refreshing!



Lab: Use RWE to gather info stored in the PCI configuration space

RCBA—Root Complex Base Address Register (LPC I/F—D31:F0)

Offset Address: F0-F3h Default Value: 0000000h

Attribute:	R/W
Size:	32 bit

	Bit	Description
	31:14	Base Address (BA) — R/W. Base Address for the root complex register block decode range. This address is aligned on a 16-KB boundary.
	13:1	Reserved
X	0	Enable (EN) — R/W. When set, enables the range specified in BA to be claimed as the Root Complex Register Block.
	R	

- Let's find the RCRB address, since we'll be using it to get to the SPI flash interface
 - Refer to your datasheet if doing on your own system but it should be at B0:D31:F0 (LPC device), offset F0h

Find Root Complex Register Block (method 1)

📰 🔛 🦉	index (space)				🖸 🞰 💯 📆 💼 🕯
🔣 PCI					🖸 💩 💯 遞 🔝
	- A - A	byte wor 8bit 16b		2	Ret
				•	
Bus 00, Device	1F, Function 00 - I	ntel Corporation I	SA Bridge		Text Summary
0	03020100	07060504	0B0A0908	0F0E0D0C	Device/Vendor ID 0x29178086
00	29178086	02100107	06010003	00800000	Revision ID 0x03 Class Code 0x060100
10	00000000	00000000	00000000	00000000	Cacheline Size 0x00
20	00000000	00000000	00000000	02331028	Latency Timer 0x00 Interrupt Pin None
30	00000000	000000E0	00000000	00000000	Interrupt Line None
40	00001001	00000080	00001081	00000010	BAR1 0x00000000 BAR2 0x00000000
50	00000000	00000000	00000000	00000000	BAR3 0x0000000
60	8A8B8A83	00000D1	808B838A	000000F8	BAR4 0x00000000 BAR5 0x00000000
70	00000000	00000000	00000000	00000000	BAR6 0x00000000
80	3C040000	007C0901	00000000	003C0C81	Expansion ROM 0x00000000 Subsystem ID 0x02331028
90	00000000	00000000	00000000	00000000	GPIO0 = Not GPIO
A0	00000E20	00800239	004A1C2B	40000300	GPI01 = Input High GPI02 = Input Low
BO	00F00000	00000000	00010008	00000000	GPI03 = Input Low
C0	00000000	00000000	00000000	00000000	GPI04 = Input High
00	00000000	00000000	0000F080	00000008	GPI05 = Input Low GPI06 = Input High
D0	00000000				
	10000000	03C40200	00000004	00000000	GPI07 = Input High GPI08 = Input High




RCBA register holds RCRB address



- It serves as a base address for memory mapped BARs such as the MCHBAR and SPIBAR (will be identified/explained as they come)
- On the example Dell E6400 with 4GB RAM, RCRB was at FED1_8000h

Find Root Complex Register Block (method 2)



- CF8h and CFCh are adjacent DWORDs
- LPC (B0:F31:D0, offset F0h) is 8000F8F0



• So enter 8000F8F0 into port CF8h



Find Root Complex Register Block 🥁 (method 2, cont)

🔣 IO Space						
		byte word dword 8bit 16bit 32bit				
IO Space B	ase = 0CF8		ÇFCh		Info Text	
0	03020100	07060504	0B0A0908	0F0E0D0C	0123456	
00	FFFF00FF	FED18001	FFFFFFF	FFFFFFF		
10	FFFFFFF	FF 🛜 FF	FFFFFFF	FFFFFFF		
20	FFFFFFF	FF 🚰 F	FFFFFFF	FFFFFFF		
30	FFFFFFF	FF 🛃 FF	FFFFFFF	FFFFFFF		
40	FFFFFFF	FFFFFFF	FFFFFFF	FFFFFFF		
50	FFFFFFFF	FFFFFFFF	FFFFFFFF	FFFFFFFF		

- So we have now determined that the RCRB address is FED1_8000h ۲
 - Bit 0 is just an enable bit, still a 32-bit physical address
- Aside, the dword at CF8h resets itself. If you keep this IO window ٠ open you might see PCI port IO accesses (if there are processes running that perform this)
 - I have seen this occur on Windows 8 where the vendor/device ID of one of the PCI devices on the CPU is read every few seconds or so; I have not determined which process(es) are doing this

PCI vs. PCIe config space access

Compatible PCI Configuration Registers

	00h
PCI Configuration Registers Header	
	3Fh
Device Dependent Region	

• This is your brain on PCI

Last byte = FFh

PCIe Configuration Space


PCI Configuration Register Header	00h
Device Dependent Region	3Fh
	FCh
PCIe Extended Config Space Device Dependent Region	

- This is your brain on PCIe
- (hint: the scale just shifted)

Last byte = FFFh

PCIe Extended Config Space Access

• The BIOS needs to set the *PCIEXBAR* register to the location that it wants the memory controller to start routing to PCI space



Memory Map to PCI Express Device Configuration Space


The PCI Express Enhanced Configuration Mechanism utilizes a flat memory-mapped address space to access device configuration registers. This address space is reported by the system firmware to the operating system. There is a register, PCIEXBAR, that defines the base address for the block of addresses below 4 GB for the configuration space associated with busses, devices and functions that are potentially a part of the PCI Express root complex hierarchy. In the PCIEXBAR register there exists controls to limit the size of this reserved memory mapped space. 256 MB is the amount of address space required to reserve space for every bus, device, and function that could possibly exist. Options for 128 MB and 64 MB exist in order to free up those addresses for other uses. In these cases the number of busses and all of their associated devices and functions are limited to 128 or 64 busses respectively.

PCIe Memory-Mapped Config Space Access

PCIe memory-mapped decoding:

<u>35 28 27 20 19 15 14 12 11</u>	0
	ffset bits)

Compare to PCI IO-mapped decoding:



Optional TODO

 Change the slides after this to search for BIOS_CNTL instead of PCIEXBAR

BIOS Analysis: Finding where the BIOS does PCI stuff

PCIEXBAR—PCI Express Register Range Base Address

B/D/F/Type:	0/0/0/PCI
Address Offset:	60-67h
Default Value:	00000000E0000000h
Access:	RO, R/W/L, R/W/L/K
Size:	64 bits

This is the base address for the PCI Express configuration space. This window of addresses contains the 4 KB of configuration space for each PCI Express device that can potentially be part of the PCI Express Hierarchy associated with the (G)MCH. There


- Scenario: Let's say we want to locate where in the executable BIOS the system programs the PCIEXBAR
- Looking in our datasheet, we see that, on our sample system, it is located in the DRAM Controller, which is located at B0:D0:F0. The specific 64 bit register is then at offset 60-67h
- So we know I/O accesses to this will be to 0x80000060
 - Remember, accesses to CONFIG_ADDRESS are always 4-byte aligned
- It's not elegant, but it is scriptable

BIOS Analysis: Finding PCI Configuration

File Edit Jump Search View	w Debugger Options Windows Help		
i 📂 🔚 i 🗢 🕶 🖛 👘 👘	🍓 🌲 🛵 🗖 🗲 📾 📾 💣 🖈 - 🖈 🖆 🗙 ▶ 🛙		
Library function Data Reg	gular function 📕 Unexplored 📕 Instruction ! External symbol		
Functions window 🗖 🗗 🗙	[IDA View-A 🛛 🛛 🤦 Occurrences of binary: 60 00 00 80 🖾 🛛 💽 Hex V	liew-A	
Function name	boot:000011BE ; ====== S U B R O U T I	N E	
f sub_3F3E57	bd 🕅 Binary search	ch View Debugger Options Windows Help	
<u>f</u> sub_3F3E87	ba		·
f sub_3F3EAE	bg Enter binary search string:	_ 🍈 🍈 🐁 🍬 🔉 🔏 🚺 🕥 🏙 📾 ぼ 🛷 🛹 🖆 🗙	📄 🕨 🔲 🖪 No debu
f sub_3F3EE0	bd <u>S</u> tring 60 00 00 80	· · · · · · · · · · · · · · · · · · ·	·
<u>f</u> sub_3F4185			
<u>f</u> sub_3F43F0	bo bo bo bo bo bo bo bo bo bo		
<u>f</u> sub_3F4640	bu is Search Down It Hex	ta 🔜 Regular function 📕 Unexplored 📕 Instruction 🚺 External symbol	
f sub_3F47B3	bq 🔘 Search Up 💿 Decimal	🗗 🗙 📑 IDA View-A 🖂 🕥 Occurrences of binary: 60 00 00 80 🔀	O Hex View-A 🖂
f sub_3F47CD	DQ Octal		
f sub_3F48FD f sub_3F4A1E	ba ba ba ba	Address Function Ir	nstruction
f sub_3F4AE0	• ha	_27_seq:0000967C n	nov eax, 80000060h
f sub_3F4B89	bd Case-sensitive		
f sub_3F5168	ha Unicode strings		nov eax, 80000060h
f sub_3F5316	bd	boot:000011DE sub_3F11BE n	nov eax, 80000060h
f sub_3F5338			
f sub_3F5358	bg Find all occurrences		
f sub_3F53D8	ba		
f sub_3F566F	bd bd OK Cancel Help		
<u>f</u> sub_3F576B	ba		

- So with 80000060h in mind, let's look at our BIOS binary which we dumped using Copernicus
- Looking in IDA Pro (Free version works fine), we can go to Search -> sequence of bytes, and enter: 60 00 00 80
 - Little endian byte order
- Simplistic, perhaps even lame, yet yields useful results:

BIOS Analysis: Interpreting PCI Configuration



- For example the following disassembly snapshot maps the PCI Express registers to memory address F800_000h
- Per the PCIEXBAR register definition in the datasheet, it also allocates 64MB of space for it in the memory map (bits 2:1) and then activates it (bit 0)
 - So interestingly not all devices/functions may be mapped to memory
- System configuration is very concise!

Back to that Memory Map...

proc n	
mov	eax, 80000040h
mov	dx, OCF8h
out	dx, eax
mov	dx, OCFCh
mov	eax, OFEDA5001h
out	dx, eax
mov	eax, 80000048h
mov	dx, OCF8h
out	dx, eax
mov	dx, OCFCh
mov	eax, OFEDA0001h
out	dx, eax
mov	eax, 80000060h
mov	dx, OCF8h
out	dx, eax
mov	dx, OCFCh
mov	eax, 0F8000005h
out	
mov	eax, 80000068h
mov	dx, OCF8h
out	dx, eax
mov	dx, OCFCh
mov	,
out	dx, eax
MOV	eax, 800000E4h
mov	dx, OCF8h
out	
mov	dx, OCFCh
in	eax, dx
test	eax, 20000h

- Looking for 8000060h led us to a big ol' block of memory map configuration code
- I'll leave it up to you to verify, but this block (in order):
- Sets the Egress Port Base Address to FEDA_5000h and enables it
- Sets the MCH Memory Mapped Register Range Base to FEDA_0000h and enables it
- Allocates 64MB of memory for PCIEXBAR at base address F800_0000h
- Sets DMIBAR to FEDA_4000h and enables it
- And lastly it's testing bit 49 (not a typo) in the Capabilities register to check whether the MCH is capable of supporting DDR SDRAM
- You will find a lot more in the BIOS, but this is how its done